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Abstract: A 64-channel mixed-mode ASIC, suitable for particle detectors of large dynamic range
and high capacitance up to hundreds of pF, is presented here. Each channel features an analogue
front-end for signal amplification and filtering, and a mixed signal back-end to digitise and store
the signal information. The analogue part consists of a low input-impedance programmable gain
pre-amplifier based on a regulated common-gate (RCG) input stage, two shapers optimised for time
and energy measurements. The back-end part mainly includes discriminators, TDCs and ADCs,
which are used to process the signal and encode both the time of arrival and the charge in the
input signal with a fully digital output. The programmable gain of the front-end (up to 400 fC
input dynamic range) and the versatile back-end allow the readout of different gaseous detectors
like GEM, MicroMEGAS and MWPC.
The ASIC is designed for an event rate up to 100 kHz per channel and a power consumption
less than 9 mW/channel, has been fabricated in a 110 nm CMOS technology.
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1 Introduction
Gaseous detectors featuring high rate capability, good time and spatial resolution and low cost, are
widely used in high energy physics experiments and medical imaging[1]. The simplest gaseous
detector can be regarded as two parallel plates applied with different electric potentials, filled with
gas medium inside. Charged particles crossing the detectors interact with the medium, ionizing the
gas and producing the primary charges. While the charges drift in the applied electric field, they are
multiplied by a factor of about 104 − 106, depending on the detector technology. Finally the signal
is induced on the electrodes and typically readout by dedicated electronics. Generally, the output
of this kind of detectors can be modelled as a current pulse in parallel with a capacitor[2] of about
tens to hundreds of pF.
This paper describes the design of a versatile mixed-signal front-end ASIC for the readout of
a wide range of detectors. Designed in an area of 5 x 5 mm2, this chip with 64 parallel channels
features a full chain readout for gaseous sensors providing amplification, signal conditioning and
discrimination, and provides a data payload containing the channel ID, the time stamp and charge
information for each event. The programmable gain and input impedance of the front-end amplifier
allows to match the requirements of different detectors. The chip has been fabricated in UMC 110
nm CMOS technology and operates at 1.2 V power supply. Table 1 shows the key features of the
ASIC.
This paper is organised as follows : Section 2 gives an overview of the chip structure. Section
3 describes the architecture of the pre-amplifier, including mainly the transfer function and noise
analysis. Section 4 makes the description of the shapers and discriminators. Section 5 introduces
the back-end part, including the TDC, S&H and ADC working principles. Section 6 reports the test
results.
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Parameters Values
Number of channels 64
Events rate > 100 kHz per channel
INL < 1 %
Dynamic Range up to 400 fC
Input capacitance tens to hundreds of pF
Power Consumption <10 mW/ch
Technology UMC 110 nm CMOS
Table 1. Design parameters of the chip
2 Overview of the ASIC architecture
The development of this chip was done in parallel with that of the TIGER ASIC developed for
the readout of a Cylindrical Triple-GEM detector, in the framework of the BESIII Inner Tracker
upgrade program[3][4]. The re-use of key IPs between the two ASICs, such as the Time-to-Digital
Converters, the DACs and of most of the control logic shortened the design time, while the sharing
of the same dedicated fabrication reticle allowed for a significant cost reduction. For a detailed
review of the TIGER ASIC and associated on-detector electronics the reader is referred to [5].
Figure 1 shows the block diagram of one channel. The signal from the detector is firstly read out
by a Regulated Common Gate (RCG) pre-amplifier, which works a current conveyor and provides
programmable gain and input impedance. The current output signal is then split into two branches:
the timing branch consists of a fast shaping TIA (Trans-impedance Amplifier) with a peaking time
of about 60 ns used for accurate timing measurements, while the energy branch has a slower shaper
with a peaking time of about 170 ns to minimise the equivalent noise charge (ENC).
Figure 1. Architecture of one channel
The output signal of the timing branch amplifier is fed to a fast leading-edge threshold voltage-
mode discriminator, generating a trigger signal which is used for the time-to-digital conversion of the
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crossing time. The low-power Time-to-Digital Converter (TDC), based on time interpolation, uses
up to four Time to Analogue Converters (TACs) and one Wilkinson Analogue-to-Digital Converter
(ADC).
The circuit allows for two different methods to be used for the charge measurement: Sampling
and Hold (S&H) of the voltage signal at the output of the energy branch, or a time-based readout
of the Time over Threshold (ToT). The S&H circuit samples and holds the peak voltage from the
slow shaper output, which is then digitised by a Wikinson ADC. Alternatively, the ToT method is
implemented using two TACs to record the time stamps of the rising edge and falling edge. This
method, despite its intrinsic non-linearity when using CR-RC filters, is a versatile solution for the
energy measurement in case the input charge exceeds the dynamic range of the S&H circuit. The
trigger signal for the S&H circuit and the rising edge time-stamp for the ToT can be generated both
by the leading-edge crossing of the fast or slow shapers. Similarly, the falling edge for the ToT
measurement can be selected either using the fast or the slow signal branch.
Control logic in each channel handles the operation of the back-end digitisation circuitry. This
digital core operates at 200 MHz and manages the TACs, TDC/ADCs and data/control interface
with the chip global back-end.
3 Versatile Front-End Amplifier Design
Figure 2 depicts a simplified transistor-level schematic of the front-end amplifier. The design
parameters of the pre-amplifier MOSFETs are listed in Table 2.
Figure 2. Transistor-level schematics of the pre-amplifier
The input stage is based on a common gate topology with gm-boosting and works as a current
conveyor. This regulated common gate amplifier topology allows for the realisation of a controllable
very low input impedance front-end [8].
A programmable gain stage, shown in figure 2, is implemented with a configurable parallel
connection of the output PMOS of the current mirror. The series switches s1, s2 and s3 allow for 8
programmable gain settings. The programmable gain stage (figure 2) is replicated for the fast and
slow branches, and the current-mode output signal is fed to each one of the shapers. The control
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NMOS Width[µm] Length[µm] PMOS Width[µm] Length[µm]
NM0 15 5 PM0 180 0.8
NM1 50 0.5 PM1 10 0.5
NM2 8000 0.6 PM2 16 0.5
NM3 16 2 PM3 8 0.5
NM4 8 2 PM4 4 0.5
NM5 4 2 PM5 4 0.5
NM6 4 2
Table 2. Dimensions of front-end transistors
voltage Bias3 (configured by a 6-bit DAC) can be adjusted and allows for a fine setting of the output
DC current of the gain stage, effectively controlling the amount of DC current sank from the shaper
stage.
Each channel features a 6-bit DAC and a 5-bit DAC to set the currents in common gate (Bias1)
and gm-boosted stage (Bias2) respectively. This allows for a configuration range of the bias current
in the order of 2.5 µA to 10 µA in the common gate stage, and 0.1 mA to 3.3 mA in the gm-
boosted stage. In the RCG circuit, the input transistor NM1 is in a common gate configuration, and
NM2/PM0 implement the common source amplifier used to decrease the impedance seen at the
source of NM1. The small signal equivalent circuit of a generic regulated common gate amplifier
is shown in figure 3. Here, we use Cd to account for the sensor capacitance and the parasitic
Figure 3. Small-signal equivalent of RCG
capacitance of the transistors at the input node which, in the scheme depicted in figure 2, is mostly
given by the gate-source capacitance of NM2. Cgs1 is the capacitance between the gate and source
of NM1, the common gate transistor. The open-loop gain of the common source amplifier is given
by Eq. (3.1):
A = gm2(ro2 | |rop0) (3.1)
where gm2 is the transconductance of NM2, and ro2, rop0 are the output resistance of NM2 and
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PM0, respectively.
Likewise, we define gm1 and ro1 as the transconductance and output resistance of the input
transistor NM1.
We can apply the KCL (Kirchhoff current law) at the input and output nodes to obtain the
equations (3.2), (3.3) and (3.4):
Iin + VS1sCd + (VS1 − VD1)r−1o1 + (1 + A)VS1sCgs1 = gm1Vgs1 (3.2)
VD1Z−1L + gm1Vgs1 = (VS1 − VD1)r−1o1 (3.3)
and,
ZL = RL | | 1sCL (3.4)
where RL and CL are the lump load impedance connected to the drain of NM1. From (3.2) and
(3.3) we can use the following approximation:
gm1(A + 1) ≈ gm1A >> r−1o1 (3.5)
Assuming high-capacitance detectors, the following approximation is also valid:
Cd >> (A + 1)Cgs1 (3.6)
As a consequence, we can obtain a simplified transfer function:
Ts = Vout/Iin = − RL(1 + sτi)(1 + sτL) (3.7)
and the relation that defines the input impedance becomes:
Zin =
1
Agm1
(3.8)
Generally, the two main poles of the gm-boosted common gate amplifier are defined at the input
and output nodes (VS1 and VD1 in figure 2):{
τi =
Cd
Agm1
τL = RLCL
(3.9)
Since the frequency of input pole is A times higher than the ordinary common gate topology, the
RCG input-stage is suitable for the readout of sensors with high capacitance.
A third pole τR, introduced by the RC time constant seen at the node VG1, defines a frequency
dependent gain of the common source stage:
A(s) = A0
1 + sτR
(3.10)
The equation (3.10) is a revised relation of (3.1), considering (3.10) and also the effect ofCgs1.
Starting from equations (3.2) and (3.3), we can write the complete transfer function:
Ts = − gm1A0RL[s2CdτR + s(Cd + A0Cgs1) + gm1A0](1 + sRLCL) (3.11)
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The denominator thereby is comprised of a second order polynomial, which may have complex
conjugate roots. To avoid the complex conjugate roots, the following relation is necessary:
(Cd + A0Cgs1)2 > 4gm1A0CdτR (3.12)
which can be rewritten as:
C2d + (2A0Cgs1 − 4gm1A0τR)Cd + A20C2gs1 > 0 (3.13)
From 3.13 we can define the minimum stability margin, corresponding to the relation:
Cd = A0(2gm1τR − Cgs1) (3.14)
If the sensor capacitance is sufficiently high, with the approximation Cd >> A0Cgs1, (3.13)
becomes:
Cd > 4gm1A0τR (3.15)
On the other hand, when the sensor capacitance is small, we can obtain:
Cd <
A0C2gs1
4gm1τR
(3.16)
Interestingly enough, according to the (3.15) and (3.16), the RCG circuit is able to avoid the
complex conjugate roots when the sensor capacitance is either very small or very high, while a
transimpedance amplifier may suffer from instability when the Cd is very large[2]. Therefore, the
RCG amplifier is particularly suitable to achieve a fast readout for sensors with very large terminal
capacitance. Furthermore, for intermediate values of Cd, small values of τR and gm1 are preferred
in order to avoid possible complex conjugate roots in (3.11).
In order to verify this hypothesis, we perform an analysis based on the simulation of the
simplified schematic shown in figure 4. An ideal current source is employed to provide the common
gate current (Icg), and Cl is used to model the load capacitance. The stability simulation of the
close loop formed by the boosted stage (implemented by a limited bandwidth amplifier) is carried
out, where A is defined by equation 3.10 using A0 = 50, τR = 1kΩ ∗ 2pF = 2ns, Cgs1 = 1pF.
Table 3 summarises the simulation results in terms of the phase margin obtained at different
bias conditions of NM1, as a function of the input capacitance. The results are compatible with the
analysis above. Setting a smaller common gate current can increase the phase margin for interme-
diate values of Cd.
The two dominant sources of electronic noise in MOS devices are flicker and thermal noise.
Flicker noise can be modelled with a voltage source series-connected to the gate of the transistor,
and expressed as:
V2nf =
K
CoxWL
1
f
(3.17)
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Figure 4. Schematic for stability simulation
Cd
Phase Margin Icg 10 µA 50 µA
5 pF 92.1 deg 81.3 deg
20 pF 85.4 deg 64.3 deg
50 pF 82.0 deg 58.2 deg
100 pF 82.2 deg 59.0 deg
350 pF 86.3 deg 70.5 deg
500 pF 87.5 deg 74.7 deg
Table 3. Stability simulation results
where K is a constant given by the process, Cox is gate oxide capacitance per unit area, WL is the
gate area. Its contribution is minimised by choosing a proper area for transistors and decreasing the
transconductance of the current sources.
Thermal noise, which spectral density in MOS devices can be represented through a resistor
analogy, is given by the general expression of (3.18):
I2nt = 4kTγgm (3.18)
where k is the Boltzman constant, T is absolute temperature, and γ is a complex function of the
basic transistor parameters and bias conditions, with a typical value of 2/3 or higher. Considering
as prominent the thermal noise contribution from NM1 and NM2, we can write:
V2n2 = I
2
n2/g2m2
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where the I2
n2 is the current mode noise defined by (3.18).
For NM1, since its transconductance is boosted by the factor of A, one can define the noise voltage
as:
V2n1 = I
2
n1/A2g2m1
Assuming that A2g2
m1 >> g
2
m2, we conclude that NM2 will become the dominant source of
thermal noise, and we can derive the noise contribution to output of NM2:
V2no =
∫ ∞
0
V2n2 |TsZin |2df =
R2L
A2gm1
I2
n2
g2
m2
1
4(τi + τL) (3.19)
From (3.19) we infer that increasing the gm2 will considerably decrease the overall noise of RCG,
which justifies the need of using a quite large size of common source transistor (NM2). Figure 5
shows a CAD layout detail of the front-end of a single channel, which highlights the large silicon
area of the gm-boosting transistor NM2.
Figure 5. Layout of front-end
4 Shaper stages and discriminators
The simplified schematics of the two shapers are illustrated in figures 6 and 7.
Figure 6. Schematic of Fast Shaper
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Figure 7. Schematic of Slow Shaper
The feedback resistors and capacitors are carefully designed in order to minimise the spread in
key parameters, like peaking time and gain, due to statistical devicemismatch and process variations.
In the timing branch a conventional CR-RC shaper is employed. In the energy branch the feedback
uses a pair of complex conjugate poles, whose impulse response has a better approximation to
Gaussian shape, thereby resulting in a lower noise (by increasing the peaking time) for a comparable
rate capability.
The shaper cores share the same structure, using a single-ended input stage and a class-AB
output [9][10]. The transistor level schematics are shown in figure 8.
Figure 8. Transistor level design of shaper core
Both shapers employ a Baseline Holder (BLH) structure, whose working principle is mainly
based on a very low frequency feedback [11], to set a defined output baseline. Figure 9 shows the
transistor level design.
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Figure 9. Transistor level design of baseline holder
The voltage outputs of both the fast and slow shapers are used at the input of a fast discriminator
that generates CMOS-level trigger signals the channel control logic. The two discriminators share
the same structure and the transistor-level schematic is shown in figure 10. The bias current of
the differential input amplifier is controlled by Vb1 and that of the output stage is set by Vb2. Both
voltage bias are set by a 6-bit DAC at the periphery of the chip, and their value is thereby common
to all 64 channels. The global setting Vhyst is configured by a 3-bit DAC for an adjustable hysteresis
amplitude.
Figure 10. Schematic of discriminator
5 Time and Amplitude Digitisation Circuits
The time measurement is performed by 2 low-power TDCs based on analogue interpolation [6]. A
set of 4 Time-to-Amplitude Converters (TACs) per TDC are used, allowing for the de-randomisation
– 10 –
of the time-of-arrival of the events. For each event, the TAC generates and stores a voltage signal
that is proportional to the time difference between the trigger and a known leading edge of the
system clock. This voltage information is subsequently transferred into a second capacitor CTDC
and processed by theWilkinson ADC, while the buffer is reset to an idle state. Any trigger occurring
during the conversion time of the TDC will be processed by the next buffer in the queue, following
a round-robin scheme for assignment. Any event occurring while all 4 buffers are occupied will be
discarded.
The block diagram of the multi-buffered TDC is illustrated in figure 11 :
Figure 11. Multi-buffer TDC block diagram
In the event of a trigger, the switch S1 closes and the current source IT AC (25 µA) discharges
the CT AC (0.5 pF) until the next clock cycle rising edge. A synchronous finite-state machine (FSM)
closes the switch S2, transferring the voltage stored onCT AC intoCTDC (2 pF). In order to cope with
the RC constant created by the Ron of the CMOS switch, this operation takes 20 clock cycles. The
CTDC capacitor is thereafter recharged with a smaller current ITDC (0.78 µA) until VTDC reaches
the steady-state voltageVre f , which is the working principle of the 10-bit Wilkinson ADC. Thereby,
the time is interpolated by a factor of 128, considering the following design parameters:
32 × ITDC = IT AC
CTDC = 4 × CT AC
A system clock of 200 MHz provides a TDC time binning of 40 ps (LSB = 5 ns / 128). The fine
counter (T-fine) information is convoluted with a 16-bit time stamp (T-coarse) provided by a global
binary counter, which state is distributed to the channel, running at the chip clock frequency of 200
MHz: T-coarse and T-fine together provide the time stamp information. When the conversion is
completed, the voltages on CT AC and CTDC are reset to the reference value (Vre f ) by the control
logic.
The conversion time defines the event rate that the TDC can handle, and is therefore a function
of both operation clock and the interpolation factor. The design specification of a TDC capable
of providing a time binning of 40 ps is driven by the fact that we expect, based on simulation
results, the intrinsic time resolution of the front-end to be better than 500 ps and 300 ps r.m.s. for
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an input charge of 50 fC and considering, respectively 100 pF and 10 pF input capacitance. In
these conditions, we expect the quantisation error of the TDC, which adds quadratically to the full
channel intrinsic time resolution, to have a negligible contribution.
Two different charge measurement modes are implemented in the chip: ToT (Time-over-
Threshold ) and S&H (Sample and Hold) mode. In ToT mode both the rising and falling edges of
the discriminator are digitised by the TDCs and the charge information can be extracted from the
pulse duration. The ToT measurement can be performed on the output of either the Timing branch
or Energy branch.
Figure 12. The principle of S&H mode
Figure 12 shows the basic process of S&H mode for charge measurement. The S&H circuit
records and holds the peak voltage of the signal from the slow shaper on a capacitor. The configurable
sampling time window is managed by the channel control logic, with the start provided by the
discriminator of the fast branch (due to the smaller time walk). The voltage stored on the capacitor
is then digitised by the Wilkinson ADC of the energy branch which is shared with the TACs,
providing a linear measurement of the input charge. Similarly to the method adopted by the TDC,
each branch employs four S&H buffers allowing for events de-randomisation.
6 Characterisation results
Figure 13 shows the CAD ASIC layout and the silicon chip wire-bonded to a test board. It is
configured, controlled and readout using a commercial FPGA board over standard LVDS links.
A test pulse can be generated using on-chip calibration circuity or injected externally with
a pulse generator and a C-R circuit. The internal test pulse circuitry is implemented in the chip
periphery and uses either a trigger signal generated by the global control logic or a digital test pulse
fed directly from an external trigger generator. The circuit generates a voltage step function which
amplitude is configurable using a 6-bit DAC. The voltage pulse is propagated to the channel under
test, and a current-mode signal is generated locally by each channel enabled for calibration. Figure
14 shows the measured peak amplitude at the output of the fast shaper for several gain settings
ranging from 10 mV/fC ("set1") down to the minimum 1.2 mV/fC ("set8").
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(a) Layout figure of chip (b) Silicon chip on test board
Figure 13. Layout and silicon chip on test board
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Figure 14. Adjustable Gains Characterisation
Table 4 shows a summary of the gain measurement characterisation results. The mismatch of
experimental vs. simulated results at the minimum gain settings, which correspond to the worst
Integral Non-Linearity (INL) results, is caused by a dynamic modulation of the Vsg of the PMOS
devices on the amplifier output stage, which drives these MOSFETs into linear region. Although
this non-linearity could be corrected offline after calibration in this first prototype, a design fix
will be required in the final version of the chip. A cascoded topology would increase the output
resistance of the current mirror, enhancing the linearity of the circuit.
The noise measurement is performed by scanning the amplitude of a fixed charge test pulse
with a variable discriminator threshold level Vth. The curve consisting of triggered counts can
thereafter be analysed by fitting with an S-curve, which the slope is a direct measurement of the
noise. Figure 15 shows the characterisation result of the noise as a function of the input capacitance
in the timing branch, compared with the post-layout simulation. In these tests, the capacitive load
at the input was forced with an external capacitor on the test board.
The measured noise is higher than expected by a factor of 20%. This excess might be due to
interference noise from the test environment and power supply.
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Gain Gain Test Gain Simulated Gain INL Max Qin
Set [mV/fC] [mV/fC] Mismatch Test [fC]
1 9.67 9.89 2.22 % 0.64 % 50
2 7.95 8.71 8.73 % 0.69 % 90
3 7.13 7.52 5.19 % 0.66 % 100
4 6.08 6.31 3.65 % 0.71 % 120
5 5.01 5.10 1.76 % 0.69 % 150
6 3.77 3.86 2.33 % 1.3 % 200
7 2.50 2.60 3.85 % 2.15 % 280
8 1.17 1.33 12.03 % 2.78 % 380
Table 4. Gains test of Timing branch
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Figure 15. Timing branch noise versus input capacitance
In order to study the channel intrinsic time resolution, a sequence of test pulses synchronised
to the FPGA system clock are used for the injection of a calibrated charge to the front-end. The σ
of the Gaussian-Fit of the measured time distribution is a direct measurement of the jitter. Figure
16 plots the measurement and simulation results of the timing jitter as a function of the input
capacitance, in the condition of an injected charge of 14 fC and gain setting of 10 mV/fC. The test
was repeated by scanning the phase of the trigger signal in respect to the clock in steps of 135 ps
(38 points on a 5 ns period).
The simulation values are obtained using the following function:
σt =
rmsNoise
Slope
(6.1)
where Slope is the slew-rate of the leading edge of the timing shaper output at a fixed threshold,
and rmsNoise is the total output r.m.s. noise voltage, both obtained with the simulation of a post-
layout netlist. The systematic mismatch of simulation versus experimental results is not fully
understood and further investigation is needed. The excess of noise in test data is independent of the
input capacitance, but we were not able to replicate the same conditions simulating the post-layout
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simulations. Thereby, this systematic offset of 440 e− r.m.s. could be related to digital interference
noise at the level of the discriminator circuit.
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Figure 16. Timing resolution test in T-branch
The chargemeasurement, as aforementioned, can be performedusingToT (Time-over-Threshold)
or S&H (Sample and Hold). The electrical characterisation is performed injecting a test pulse with
different charges. Figures 17 and 18 show the results of a charge measurement with ToT and S&H
modes, and both in the gain "set1" and "set8", respectively. The digitised output of the S&H is
converted to the analogue peak voltage according to the calibration.
Experimental data obtained in S&H method show a INL better than 1% in both the minimum
and maximum gain settings. Nevertheless, the non-linearity in minimum gain conditions worsens
above 300 fC, for reasons that were already discussed earlier in the Section. The residuals of the
linear fit to the characterisation data is shown in figure 19. For the ToT mode, the results are shown
in figure 17. The inherent non-linear ToT versus Qin behaviour of the front end requires a 3rd order
polynomial fit or an offline Look-Up Table for the charge reconstruction. Despite the advantage in
terms of higher dynamic range of the ToT method, the need for a linear fit only makes the usage of
the S&H mode more advantageous, since it does not require an offline Look-Up Table.
The Table 5 provides a brief summary of test results.
Attributes Test Results
Power Consumption 9 mW/ch
INL < 1 % (up to 300 fC)
Dynamic Range up to 400 fC
Gain 1.8 to 12 mV/fC (E-branch)
ENC @ 100 pF 3500e−
Jitter @ Qin = 14 fC, Cin = 100pF 4 ns
Table 5. Summary of electrical test results
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Figure 17. Input charge measurement in ToT mode.
7 Conclusions and outlook
We developed and present the design and electrical test results of a versatile 64-channel mixed-
signal ASIC, compatible with the readout of high-capacitance sensors, providing the time stamp
and charge measurement of each event. This chip was produced in a UMC 110 nm technology
engineering run, sharing the reticle with the TIGER ASIC[5], which was developed for the readout
of the CGEM Inner Tracker detector for the BESIII Upgrade.
The intrinsic time resolution is better than 4 ns r.m.s. for an input charge of 14 fC with a
100 pF detector capacitance. The charge measurement is performed by two alternative modes :
ToT and S&H mode. The dynamic range up to 400 fC allows for the use of this ASIC in a wide
number of gaseous detectors, while the low-impedance front-end maximises the PSRR and reduces
the susceptibility to external interference noise.
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